

1. Define the Rent rule (2)

Rent's rule

$$N_p = K_p \cdot N_g^\beta$$

- N_p : number of I/Os of a certain logic block
- N_g : number of gates in a block
- β is the Rent constant
- K_p coefficient

Give the number of signal pins of a certain logic block by knowing the number of gates inside the block.

2. Define the relationship of the signal delays on PCBs and on ICs, and give the explanation as well. (2)

The higher the integrity the higher the role of the interconnecting wires is on signal propagation! Two possible ways of modeling interconnections on ICs:

- Concentrated capacitances (concentrated parameter circuit model)
- Transmission lines (distributed parameter circuit model)

The transmission line effect is not significant if the wires are short or the changing of the signal is slow.

$C_L = l \cdot c_w$ where C_L : capacity of the wire
 l : length of the wire
 c_w : capacity of a unit length wire

Typical data:

IC: $c_w \approx 1.8 \frac{\text{pF}}{\text{cm}}$ $l \approx 10 \mu\text{m}$ } PCB: IC typical capacitance ratio:
 PCB: $c_w \approx 2 \frac{\text{pF}}{\text{cm}}$ $l \approx 1 \text{ cm}$ } 1000 : 1

$\Rightarrow$ to go from IC to PCB is a great loss of time. Just remember: $\tau = \epsilon \ln \left(\frac{C_L}{C_g} \right) \approx 30$
 The loss

explanation as well. (2)

To multiply two matrices by using systolic processor arrays draw the structure and the data stream as well. How many processors have to be used? (2)

Which kind of operation a processor doing? (0.5) Define the area and the time requirements? (0.5)


Multiplication of two matrices

Let us have:


- Two $n \times n$ band matrices A and B with bandwidth w_1 and w_2
- The task is to compute: $C = A * B$

Systolic array solution:

- Processors are in hexagonal grid structure
- Number of processors: $w_1 * w_2$
- The recursive formula to compute: $c_{ij}^{(0)} = 0$; $c_{ij}^{(k+1)} = c_{ij}^{(k)} + a_{i,k} * b_{k,j}$; $c_{ij} = c_{ij}^{(n+1)}$
- $T = 3n + \min(w_1, w_2)$; $A = w_1 w_2$
- The processors are active in each third-time step only



- The processors are active in each third-time step only



Matrix-matrix multiplication

two $n \times n$ banded matrices A and B
with bandwidths w_A and w_B

$$\begin{bmatrix} \underline{A} \end{bmatrix} \cdot \begin{bmatrix} \underline{B} \end{bmatrix} = \begin{bmatrix} \underline{C} \end{bmatrix}$$

HEXAGONAL arrangement


A processor is active in every THIRD timestep!

number of processors: $\#P = w_A \cdot w_B = A$ (area)

computation time: $3n + \min\{w_A, w_B\} = T$ (time)

Recursive formula to solve:

$$\begin{aligned} C_{ij}^{(0)} &= 0 \\ C_{ij}^{(k+1)} &= C_{ij}^{(k)} + a_{ik} \cdot b_{kj} \end{aligned}$$



4. Define the analog computation model. Explain why can it be used for parallel computation. (2)

Computation models

• Analog model

Computation is an operator: $f: u(t) \mapsto y(t)$

$$\begin{aligned} \dot{x}(t) &= f(x(t), u(t)) \quad \text{"next state" (next is somewhat weird in continuous time...)} \\ y(t) &= g(x(t), u(t)) \quad \text{output} \end{aligned}$$

$x(t) \in \mathbb{C}^k$ (electrical signals with continuous values)

NOTE: Analog & Digital models can be parallelized: $y_f(t)$ does not depend on $y_f(t-i)$.
Therefore the output can be calculated parallelly. Also, if $x(k)$ is known, one can compute any $x(k+h)$ if $u(k+h), \dots, u(k+h)$ are given. $\Rightarrow$ Can run parallelly.

Symbolic model can be described as a graph of an algorithm (flowchart). It can also contain parallelized parts.

Define the parameters describing the computational complexity. (2)

Typical parameters describing the computational complexity

- A: area of the V/D device [cm^2] [mm^2]
 E: energy needed to perform the function [J]
 T: time from the start of input until the end of output [ns] [ps]
 F: 1/clock between input - next input aka operating frequency [MHz]
 operations/second (multiple of F) [MIPS] [flops] etc.
 P: dissipation [W] [mW]
 R: number of V/D pins
 S: negentropy $\rightarrow$ The computation is a selection from the space of all possible outputs. $I \rightarrow O$
 $AL \rightarrow X \rightarrow Af$ where the lengths: AL : b bit long
 X : p bit long
 Af : a bit long

In the calculation of the negentropy we select a specific 'a' long result from 2^b states:

$$\Delta S_L = \log_2 \left(\frac{\text{Size of the space of possible outputs (2+b)}}{\text{Size of the result (a)}} \right) = \log_2 \left(\frac{2^b p}{a} \right)$$

$$\text{If } p=a \Rightarrow \Delta S_L = b$$

$$\text{If } a=1 \Rightarrow \Delta S_L = \log_2(2^b p)$$

Where b is the size of u(k) (the input), p is the size of x(k) (the state) and a is the size of y(k) (the result).

E_{SWO} : elementary switching energy, $\sim kT$


- $\Delta E_{dis} \geq \Delta S_L \cdot E_{SWO}$ energy is required to compute a computational operator.
- Moving the data to the computing units requires energy: In case of 1 bit it requires E_{SWO} energy, in case of p bits it requires pE_{SWO} energy. ($\Delta S_L = p$)
- The used wires need to be charged as well: $\left(\frac{1}{f_{SWO}}\right) \cdot E_{SWO}$

Energy efficiency:

$$\eta = \frac{(\Delta S_L + \Delta S_S + \Delta I / I_{SWO}) \cdot E_{SWO}}{E_{dis}}$$

- Define the parameters describing the computational complexity.
- Describe a fixed point DSP architecture, and define the function of the main blocks. Define the parts in the architecture supporting the parallel operation. (4)

DSP architecture




- Advanced Harvard architecture
- Separate data/program buses
- Parallel instruction fetch
- Superscalar fetch
- 2-ports

- Parallel multiplier
- Multiple shifters
- RAM
- Incrementing/decrementing registers
- Wide data buses


Green things are related to parallelism.

A C6415 DSP architecture




TMS320C64x

- 2 register banks (A, B)
 - Dual structure
 - 32-32-bit registers in each bank
- Register types:
 - Condition registers (3/register bank)
 - Address registers (4/register bank)
 - Data registers
- 8 Processing units: L, S, M, D (2 x 4) with different bandwidth
- Crossing data lines
- Special instructions



C64x processor cores: Register banks

- Two register banks (A,B)
 - Dual structure
- 32 32-bit registers in each bank
- Register types
 - Condition registers (3 /register bank)
 - Address registers (4 /register bank)
 - Data registers



C64x Processing units

M1, M2 egységek
Szorzó osztó egység (MAC) egységek
16 x 32 multiply operations
Dual and quad multiply operations
Dual and quad multiply with add/subtract operations (MAC)
Rotation
Variable shift operations

L1, L2 egységek
Logikai és aritmetikai egység
32/40-bit arithmetic and compare ops
32-bit logical operations
Byte shifts
Dual/quad arithmetic operations
Dual/quad min/max operations
Quad 8-bit subtract with absolute value

S1, S2 egységek
Aritmetika, komparációk, elágazások
32-bit arithmetic and logical operations
32/40-bit shifts
Branches
Dual and quad compare operations
Dual and quad saturated arithmetic operations


D1, D2 egységek
Cimáritmetikai egység
32-bit add, subtract, linear and circular address calculation
Loads and stores single and double words with constant offset
32-bit logical operations
Dual 16-bit arithmetic operation




47

C64x: L1, L2 Cache-memory

L1 cache (2x16K): independent data and program caches



L2 cache (1024K): configurable



Processing units

- M1, M2: multiplier and adder units (MAC)
- S1, S2: arithmetic, comparison and branches
- L1, L2: logic and arithmetic units
- D1, D2: Address arithmetic units

Instruction bus

- The instruction width of each of the 8 processing units is 32 bits → 256-bit instruction bus width
 - It is a single bus, because the processors cannot branch independently!
 - Typically, 2-3 processors are working in the same time.

DMA (Direct Memory Access)

- DSP can access all I/O request through DMA
- 64 DMA channel
- Altogether 2 Gbyte/sec
- Linked DMA channel: Assigned to a specific event, if the event is occurred the DMA start automatically
- Chaining DMA channel: DMA channel starts at end of another DMA transfer (loop channel)
- 1D-2D channels

Peripherals

- Three parallel bus: 64 bits and 16 bits
- 3-3 memory controller
 - SDRAM controller
 - Synchronous controller
 - Asynchronous controller
- HPI or PCI interface
- Programmable I/O channel (GPIO)
- Three serial port

Four independent DMA queue

- Concurrency (4 independent – concurrent row)
- Channels on different queues can interleave transfers on a cycle by cycle basis. e.g.:
 - cycle 1 queue 0
 - service a L2 cache miss to EMIFA (64 bit)
 - cycle 2 queue 1
 - Move data from a serial port to EMIFB (16 bit)
 - cycle 3 queue 3
 - the PCI/HPI could transfer data to mapped internal memory.
 - cycle 4 queue 4
 - the EMIFA could move data to a serial port (RS232)

7. Specify the time gain in pipeline operation. (1)
8. Define the bounds of pipeline operation. (2)

Speedup (S) of the pipelined processor over non-pipelined processor, when M tasks are executed:

$$\text{Speedup} = \frac{\text{Time for M instruction without pipelining}}{\text{Time for M Instruction with Pipelining}}$$

Where:


$$\text{Speedup} = M \cdot T_p / (N + M - 1)(T_s + T_{\text{REG}}) = T_p / (1 + (N - 1)/M)(T_s + T_{\text{REG}})$$

- T_p is the time of the operation without pipelining
- M is how many times we want to run our operation
- N is the number of sub-operations that we created from the original operation
- T_s is the sub-operation's runtime
- T_{reg} is an additional time due to data movements

If we want to use this operation many-many times, we end up with a big M, therefore:

$$\text{If } M \gg 1 \text{ Speedup} = T_p / (T_s + T_{\text{REG}})$$

8. Define the bounds of pipeline operation. (2)




- The time of a single instruction do not reduce by using pipelining
- T_s is the time of a single operation, but the data transfer/storage time must be added (T_{reg})
- The maximum T_s is one result per clock cycle
- Maximal operation time in pipeline processing is determined by the slowest stage
- the result is more realistic speedup without registers → speedup can be infinite.

8. Define the bounds of pipeline operation. (2)
9. Effect of the Scaling Down to gate capacity and to the energy requirement (Figure+ explanation) (1)
10. Create the CMOS model with the basic equations. (define the variables and the

Scaling down

- The computational power of integrated electrical units will be better and better by decreasing their size.



explanation) (1)


10. Give the CNN model with the basic equations. (define the variables and the parameters), how can you define an elementary instruction? (2)

Cellular Neural/Nonlinear Networks (CNN)


- Identical analog processing elements called CNN nucleus
- Locally connected

The CNN State Equation

- Original CNN equation: $\dot{x}_{ij}(t) = \sum_{C(k) \in N_r(i,j)} A_{ij,k} y_{kl}(t) + \sum_{C(k) \in N_r(i,j)} B_{ij,k} u_{kl} + z_{ij}$ ✗
- Discretized CNN equation: $x_{ij}(k+1) = (1-h)x_{ij}(k) + h \left(\sum_{C(k) \in N_r(i,j)} A_{ij,k} y_{kl}(k) + \sum_{C(k) \in N_r(i,j)} B_{ij,k} u_{kl} + z_{ij} \right)$
- u_{kl} : input variable
- x_{ij} : state variable
- y_{kl} : output variable
- A_{ij}, B_{ij} : template matrices



The original CNN cell architecture



$$C \frac{dx_{ij}(t)}{dt} = -\frac{1}{R} x_{ij}(t) + \sum_{C(kl) \in N_r(ij)} A_{ij,kl} y_{kl}(t) + \sum_{C(kl) \in N_b(ij)} B_{ij,kl} u_{kl} + z_{ij}$$

IDK why is this written in this over-complicated form...

$$C \dot{x}_{ij}(t) = -\frac{1}{R} x_{ij}(t) + \sum_{C(kl) \in N_r(ij)} A_{ij,kl} y_{kl}(t) + \sum_{C(kl) \in N_b(ij)} B_{ij,kl} u_{kl} + z_{ij}$$

where: x_{ij} : state
 y_{ij} : output $N_r(ij)$ neighborhood around (ij) with radius r
 z_{ij} : bias R : ?
 u_{ij} : input $A_{ij,kl}$ $B_{ij,kl}$ C ?

$$A = \begin{bmatrix} & \\ & \end{bmatrix} \quad B = \begin{bmatrix} & \\ & \end{bmatrix}$$

Discretized CNN equation

parameters), how can you define an elementary instruction? (2)

11. Give the implicit integration form and specify the advantages and disadvantages of the method. (2)

12. Give the discretized CNN state eq of the CASTLE architecture. (2)

?

12. Give the discretized CNN state eq of the CASTLE architecture. (2)

Discretized CNN equation

$$x_{ij}(k+1) = (1-h)x_{ij}(k) + h \left[\sum_{C(kl) \in N_r(ij)} A_{ij,kl} y_{kl}(k) + \sum_{C(kl) \in N_b(ij)} B_{ij,kl} u_{kl} + z_{ij} \right]$$

Discretized CNN equation in full-range model:

$$x_{ij}(k+1) = \begin{cases} 1 & w_{ij}(k) > 1 \\ w_{ij}(k) & |w_{ij}(k)| \leq 1 \\ -1 & w_{ij}(k) < -1 \end{cases}$$

$$w_{ij}(k) = (1-h)x_{ij}(k) + h \left[\sum_{C(kl) \in N_r(ij)} A_{ij,kl} x_{kl}(k) + \sum_{C(kl) \in N_b(ij)} B_{ij,kl} u_{kl} + z_{ij} \right]$$

Using systolic array processor in the next matrix



drawn on the exact structure and the flow of data and also how structured and how many processors should be used. (3) What kind of operation is performed in a single processor? (0.5) How much of the surface and the time requirement? (0.5)

Systolic processor arrays

- arranged on a regular grid
- finite state machines with million states
- execute algebraic operations

Typical tasks: matrix operations
 FFT, DFT
 PDE with finite elements
 Simulation

Processor




- 1) a, b, c values clocked into R_a, R_b, R_c
- 2) $R_c = R_c + R_a R_b$
- 3) R_a, R_b, R_c values clocked into a', b', c'

Layout



Linear



orthogonal



hexagonal

There is a global clock and the time requirement of a single operation is one time unit.

2 Given a logic gate consisting circuit 02 Rent = constant. The chip wiring specific unit of capacity 5pF C / cm. CO 2 C 6-10'pF. If an 8 transistor (N fanout) driven by another average line length, it is many times the case is a waste of time for optimal alignment (if you have only the wire load)? (Dg = 20lum) (4)

3 Enter the symbolic computing model. It is correct to describe this model and why parallel computing. (3)

• Symbolic model

This is the software: the Turing machine $\equiv$ grammar $\equiv$ μ -recursive functions
these three things are equivalent as they are used to describe an algorithm.

Symbolic model can be described as a graph of an algorithm (flowchart). It can also contain parallelized parts.

4 Enter the characteristic quantities of the complexity of a computer. (2)

5 Explain that for pipeline acceleration is not dependent on what the acceleration. (1)

6 Analyse the pipeline acceleration limits.

7 Describe (advantages, disadvantages) of floating gate-based FPGA programming mode.

8 Specify that a modern FPGA, the type of wires occur, how to reduce the impact of wire delays (3p)

When the one dimensional distributed wire model have to be used in calculation of wire delay (2)

Where to use distributed parameter circuit model?

The distributed model have to be used if the rising time of a signal (t_r) smaller or comparable to the propagation time of the signal over the transmission line (t_l).

$$t_f = \frac{l}{v}$$

- transmission line model should be used $t_r < 2.5t_f$
- concentrated parameter model can be used $t_r > 5t_f$

Between the two cases both models can be used


Critical length can be defined: $l_{crit} = \frac{v t_r}{2.5}$

Tipikus feltutási idők néhány IC technológiára

Technológia	On-Chip feltutási idők	Off-Chip feltutási idők
CMOS 0.5	2 nsec	4 nsec
Bipoláris	50 - 100 psec	200 - 400 psec
GaAs	20 - 100 psec	100 - 250 psec

Tipikus chip- és tokméretek

Alkatrész	Méretek
Die	1 cm
Chip carrier (single chip)	3 cm
Modul (multichip)	10 cm
PCB Board	60 cm



Kritikus vonalhosszak a feltutási idő függvényében ($v=15\text{cm/ns}$)

Feltutási idő t_r (ps)	Kritikus hossz $l_{crit}=v t_r/2.5$ (cm)
50	0.3
100	0.6
250	1.5
500	4.5
1000	6.0
1500	9.0
8000	48.0

2. Define the relationship of the signal delays on PCBs and on ICs, and give the explanation as well. (2)

fern

3. Matrix vector multiplication by using systolic processor arrays draw the structure and the data stream as well. How many processors have to be used? Which kind of operation a processor doing? (0.5) Define the area and the time requirements of multiplication. (0.5)

$$\begin{bmatrix} a_{11} & a_{12} & 0 & 0 & 0 \\ a_{21} & a_{22} & 0 & 0 & 0 \\ 0 & a_{32} & a_{33} & a_{34} & a_{35} \\ 0 & 0 & a_{43} & a_{44} & a_{45} \\ 0 & 0 & 0 & a_{54} & a_{55} \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{bmatrix} = \begin{bmatrix} y_1 \\ y_2 \\ y_3 \\ y_4 \\ y_5 \end{bmatrix}$$


Let us have:

- One $n \times n$ band matrix, denoted by A , with bandwidth: $w = p + q - 1$,
- We want to compute: $Ax = y$

Systolic array solution:

- Processors are in linear arrangement
- Number of processors: w
- Problem is computed in a recursive way: $y_i^{(0)} = 0$; $y_i^{(k+1)} = y_i^{(k)} + a_{i,k} \cdot x_k$; $y_i = y_i^{(n+1)}$
- $T = 2n + w$ (time); $A = w$ (area) but if we use only one processor: $T = nw$; $A = 1$
- The processors are active in each second-time step only, but there is a shift in each time step.

$$\begin{bmatrix} a_{12} & a_{13} & 0 & \dots & 0 \\ a_{22} & a_{23} & a_{24} & 0 & 0 \\ 0 & a_{32} & a_{33} & a_{34} & 0 \\ \vdots & \vdots & \vdots & \vdots & \vdots \\ 0 & 0 & 0 & 0 & a_{nn} \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_n \end{bmatrix} = \begin{bmatrix} y_1 \\ y_2 \\ y_3 \\ y_4 \\ y_n \end{bmatrix}$$



How many processors have to be used?

Bandwidth: $w = p + q - 1 = 2 + 2 - 1 = 3 \rightarrow$ linear array of processors

Area: $A = w$

Time complexity: $T = 2n + w = 2 \cdot 5 + 3 = 10 + 3 = 13 \text{ clk}$

The processors are active in every second step of the iteration, but there is a time shift in each step.

A processor is doing addition. *and multiplication?*

4. Define the digital computation model. Explain why can it be used for parallel computation. (2)

• Digital model

$$\begin{aligned} x(k+1) &= F(x(k), u(k+1)) \\ y(k+1) &= G(x(k+1), u(k+1)) \end{aligned}$$

next state
 $x(k) \in D^h$ (electrical signals with discrete values)
output

Analogy & Digital models can be parallelized: $y(k)$ does not depend on $y(k-1)$.

Therefore the output can be calculated parallelly. Also, if $x(k)$ is known, one can compute any $x(k+i)$ if $u(k+i), \dots, u(k+n)$ are given $\Rightarrow$ Can run parallelly.

5. Define the parameters describing the computational complexity. (2)

fern

6. Describe a floating point DSP architecture, and define the function of the main blocks. Define the parts in the architecture supporting the parallel operation. (4)

system is unit — provided a TMS320C6x
fix is block pointers is.

7. Specify the time gain in pipeline operation. (2)

Speedup (S) of the pipelined processor over non-pipelined processor, when M tasks are executed:

$$\text{Speedup} = \frac{\text{Time for M instruction without pipelining}}{\text{Time for M instruction with Pipelining}}$$

Where: $\text{Speedup} = M \cdot T_p / (N + M - 1)(T_s + T_{\text{REG}}) = T_p / \left[\frac{1}{M} + (N-1) \right] (T_s + T_{\text{REG}})$

- T_p is the time of the operation without pipelining
- M is how many times we want to run our operation
- N is the number of sub-operations that we created from the original operation
- T_s is the sub-operation's runtime
- T_{reg} is an additional time due to data movements


If we want to use this operation many-many times, we end up with a big M, therefore:

$$\text{If } M \gg 1 \text{ Speedup} = T_p / (T_s + T_{\text{REG}})$$

9. Effect of the Scaling Down to dissipated power and to the speed (Figure+ explanation) (2)

fest abwärts werden von

10. Give the main blocks and the functions of a CNN-UM! (3)



Functions

Standard processing functions, like analog inversion or edge detection

Why is it universal?

These architecture can do everything what a Turing machine can do, which is a universal

hardware

Define the Negentropy (2)

if we want to compute a computational operator
 side of the physical studies

Logikai entropia (rendezetlenség) csökkenése = negentropia

$\Delta S_L = \log_2 \frac{\text{lehetőségek állapota terének mérete (bit)}}{\text{eredmény mérete (bit)}} = \log_2 \frac{2^b p}{a}$

Ha $p = a \rightarrow \Delta S_L = b$, ha $a = 1 \rightarrow \Delta S_L = b \log_2 p$ $\approx$ size of the result.

E_{SWO} : elemi kapcsolási energia kell t idő alatt egy valódi elemi kapunál (inverter vagy 2bementű NAND kapu).

$-kT$ elméletileg szükséges energia kell, ezért az eszköz hatékonysága kT/E_{SWO}

ΔE_{dis} = dissipated energy

Ha nincs mellékműveletvégző, akkor a számítási műveletek elvégzéséhez szükséges

döntéssorozat elvégzéséhez legalább $\Delta E_{dis} = \Delta S_L \cdot E_{SWO}$

Valójában: $\Delta E_{dis} < \Delta S_L \cdot E_{SWO}$

Az adatokat el kell juttatni a döntést végző elemekhez:

1 bit esetén E_{SWO} , p bit esetén pE_{SWO} energia kell ($\Delta S_L = p$).

A használt vezetékkeket is fel kell tölteni: $\langle I/I_{reg} \rangle \cdot E_{SWO}$

Az energia - entropia hatásfoka tehát:

(A számítás véges felületen, időben, energiával stb történik)



(energy efficiency)

the used wires have to be charged (energy requirement)

$\frac{l}{l_{swc}} \cdot E_{swc}$ | l - length of the wire
 l_{swc} - unit wire length

$$\eta = \frac{(\Delta S_L + \Delta S_I + \Delta I/I_{reg}) E_{SWO}}{E_D}$$

2. Draw the pipelined arithmetic unit of the CASTLE. How can you estimate the size of the work area?(2)



CASTLE architecture with pipeline between the multipliers and adders.

Pipeline inside the multipliers and adders

Size of the work area?

Képfeldolgozásnál a CNN celláit egy-egy képpontnak feleltetjük meg, azaz minden cellára egy képpont értéket töltünk mind a bemenetre, mind az állapotra. Tehát egy $M \times N$ -es kép feldolgozásához

egy $M \times N$ -es négyzetrács struktúrájú CNN-re van szükség.

3. Adott egy logikai kapukból álló áramkör, ahol a chipen a vezetékek fajlagos egységnyi kapacitása $C_u = 1.7 \text{ pF/cm}$. $C_g = 2 \cdot 10^{-1} \text{ pF}$. Ha egy tranzisztor 10 (N FANOUT) másikat hajt meg átlagos hosszúságú vezetéken, akkor ez hány-szoros idővesztést jelent optimális illesztés esetén (ha csak a vezetéket tekintjük terhelésnek)? ($d_g = 20 \mu\text{m}$) (4)

3. Adott egy logikai kapukból álló áramkör, és számolja ki azt a kritikus jelfelfutási időt (t_c), amely esetén az on-chip összeköttetéseket tápvonallal kell modellezni! ($d_g = 2 \mu\text{m}$, $v = 16 \text{ cm/ns}$) (4)