

① Rent's rule

$$N_p = K_p \cdot N_g^\beta$$

where

- $N_p$  = number of I/Os of a certain logic block
- $N_g$  = number of gates in a block
- $\beta$  = Rent constant
- $K_p$  = the coefficient

We can calculate the number of signal pins of a certain logic block based on the number of gates in the block.

② Signal delays on PCBs and on ICs + explain

To switch from IC to PCB means a great loss of time, the capacitive ratio of PCA : ICA is 1000:1

$$\text{IC: } C_u \approx 1,8 \text{ pF/cm} \quad l \approx 10 \mu\text{m}$$

$$\text{PCB: } C_u \approx 2 \text{ pF/cm} \quad l \approx 1 \text{ cm}$$

$$(C_L = l \cdot C_u)$$

↳ we can use this formula, because the IC can be modelled by the concentrated capacitances

The higher the integrity, the higher the role of the interconnecting wires on signal propagation



### ③ Multiplying two matrices by using systolic processor arrays

#### Structure + data stream

if we have two matrices: A and B (Cxn)

bandwidth  $\rightarrow w_1$

$$\left\{ \begin{bmatrix} & & & \\ & & & \\ & & & \\ & & & \end{bmatrix} w_1 \right\} \left\{ w_2 \begin{bmatrix} \\ \\ \\ \end{bmatrix} \right\} \rightarrow \underline{\underline{C}} = \underline{\underline{A}} \cdot \underline{\underline{B}}$$


$\underline{\underline{A}} \qquad \underline{\underline{B}}$

we can compute  $C_{ij}$  by the following formula:

$$C_{ij}^{(0)} = 0$$

$$C_{ij}^{(k+1)} = C_{ij}^{(k)} + a_{i,k} \cdot b_{k,j}$$

we will have  $\frac{w_1 \cdot w_2}{3}$  processors. They will be in a hexagonal grid



$$\text{time: } T = 3n + \min(w_1, w_2)$$

The processors are active in every three time step.

### ④ Analog computation model

$$\dot{x}(t) = f(x(t), u(t)) \quad (\text{next state})$$

$$y(t) = g(x(t), u(t)) \quad (\text{output})$$

$$x(t) \in \mathbb{C}^n \quad (\text{the electrical signals have continuous values})$$

The analog computation model can be used for parallel computation because  $y(t)$  and  $y(t-1)$  are independent of each other  $\rightarrow$  this way we can compute the output parallelly.

to  $x(t)$  we can also calculate  $x(t+1)$




## ⑤ Parameters describing computational complexity

- $k$ : the number of I/O pins
- $A$ : the area of the I/O device ( $\text{cm}^2$ )
- $E$ : energy (J)
- $F$ : operating frequency (MHz)
- $T$ : the time from the input to the output (ns)
- $P$ : dissipation (W)

## ⑥ Fixed point DSP structure

320 CLK



Parts supporting

parallel operation:

~~16-bit barrel shifter~~

- 16 x 16 bit multiplier
- 16 bit barrel shifter
- 0-, 1-, 4-bit shifter

32-bit ALU: arithmetic + logical operations

receives input from the ACC, 16-bit registers

16 x 16 bit multiplier: ~~computes~~ computes the 32-bit product

Registers: automatic incrementation, decrementation



## ⑦ Time gain in pipeline operation


$$S = \frac{M \cdot T_p}{(M-1)(T_s + T_{reg})}$$

where:

- $S$ : speedup
- $T_p$ : time of the operation without the pipelining
- $T_s$ : the runtime of the sub-operation
- $T_{reg}$ : additional time due to data movement
- $M$ : the number of times we run the operations
- $N$ : number of sub operations

If we run the operations many times  $\rightarrow M$  will have a large value  $\rightarrow S = \frac{T_p}{T_s + T_{reg}}$

## ⑧ Bounds of pipeline operation



$T_s$  time of one single operation


$T_{reg}$  time of data transfer / storage

The slowest stage determines the maximum operation time.

maximum  $T_s$ : one result per clock cycle



⑨ Effect of scaling down to gate capacity



we scale down  $L, W, D$   
by ' $k$ '

switching time:  $\tau' = \frac{\tau}{k}$

dissipated power:  $P'_{\text{sw}} = \frac{P_{\text{sw}}}{k^2}$

dissipated energy:  $E'_{\text{sw}} = \frac{E_{\text{sw}}}{k^3}$

By scaling down we improve the computational power.

⑩ CNN model with the basic equations.

$$\dot{x}_{ij}(t) = \sum A_{j,ae} y_{ae}(t) + \sum B_{j,ae} u_{ae} + z_{ij}$$


where:  $\left. \begin{matrix} A_{j,ae} \\ B_{j,ae} \end{matrix} \right\}$  template matrices

$y_{ae}$  output variable

$u_{ae}$  input variable

$x_{ij}$  state variable

$z_{ij}$  bias



discretized version of the equation

$$x_{ij}(k+1) = (1-a)x_{ij}(k) + a \left( \sum A_{j,ae} y_{ae}(k) + \sum B_{j,ae} u_{ae} + z_{ij} \right)$$



(11)

## Advantages of an open source ISA over commercial ISA

- like RISC-V supports extensive customization and specialization
- it uses only one additional user-visible register
- it has a minimal set of instructions
- less complex
- ability to redistribute